IEEE

Graph-Based Representation of Verilog HDL: Python-Based Control and Data Flow Graph Generation

Abstract: This paper proposes an automatic framework for controlled data flow graph (CDFG) generation from verilog designs, where the generated CDFGs can be applied to visualization, formal ...